

0321.68199

7-25-05

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

JFW

Applicant: Calder et al.

Serial No.: 10/659,066

Conf. No.: 3820

Filed: September 9, 2003

For: METHOD AND APPARATUS
FOR IDENTIFYING SIMILAR
REGIONS OF A PROGRAM'S
EXECUTION

Art Unit: 2191

Examiner: Steelman, Mary J.



) I hereby certify that this paper is being deposited with the U.S.
) Postal Service as EXPRESS MAIL in an envelope addressed to
) Mail Stop AMENDMENT, Commissioner for Patents, P.O. Box
) 1450, Alexandria, VA 22313-1450, on this date.

July 22, 2005
Date

Dillon
Express Mail No. EL965133218US

INFORMATION DISCLOSURE STATEMENT

Mail Stop AMENDMENT
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

This IDS is submitted under 37 C.F.R. §1.97(b) within either of the following time periods, whichever occurs last:

- (a) within three months of either the filing date of the national application or the date of entry into the national stage; or
- (b) before the mailing date of first office action on the merits (i.e., not including actions such as restriction requirements).

Applicant(s) submit herewith Form PTO-1449 (Information Disclosure Citation) together with copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 C.F.R. §1.56. Applicant(s) respectfully submit that the citation of any reference on Form PTO-1449 does not constitute an admission that the reference qualifies as prior art.

It is requested that the information disclosed on the enclosed Form PTO-1449 be made of record in this Application.

The Commissioner is hereby authorized to charge any additional fees which may be required to this application under 37 C.F.R. §§1.16-1.17, or to credit any overpayment, to Deposit Account No. 07-2069. A duplicate copy of this sheet is enclosed.

Customer No. 24978

July 22, 2005

300 South Wacker Drive

Suite 2500

Chicago, Illinois 60606

Telephone: (312) 360-0080

Facsimile: (312) 360-9315

P:\DOCS\0321\68199\9B8697.DOC


Respectfully submitted,
GREER, BURNS & CRAIN, LTD.

By:

Arik B. Ranson

Registration No. 43,874

Form PTO-1449 U.S. Department of Commerce
(Rev. 8-88) Patent and Trademark Office



Attorney Docket No.: 1201.68199

Serial No.: 10/659,066

INFORMATION DISCLOSURE CITATION
(Use several sheets if necessary)

Applicant: Calder et al.

Filing Date: September 9, 2003

Group: 2191

U.S. PATENT DOCUMENTS

Examiner Initial*	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS

	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Aragon, J.L., Gonzales, J., Gonzales, A., "Power-Aware Control Speculation Through Selective Throttling," Proceedings of the 9 th International Symposium on High-Performance Computer Architecture, February 2003.
	Balasubramonian, R., Albonesi, D.H., Buyuktosunoglu, A., Dwarkadas, S., "Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures," 22 nd International Symposium on Microarchitecture, pp. 245-257, 2000.
	Barnes, R.D., Nystrom, E.M., Merten, M.C., Hwu, W.W., "Vacuum Packing: Extracting Hardware-Detected Program Phases for Post-Link Optimization," 35 th International Symposium on Microarchitecture, December 2002.
	Brooks, D., Martonosi, M., "Dynamic Thermal Management for High-Performance Microprocessors," In International Symposium on High-Performance Computer Architecture (HPCA-7), January 2001.
	Buyuktosunoglu, A., Karkhanis, T., Albonesi, D.H., Bose, P., "Energy Efficient Co-Adaptive Instruction Fetch and Issue," 30 th Annual International Symposium on Computer Architecture, June 2003.
	Dhodapkar, A., Smith, J.E., "Comparing Program Phase Detection Techniques," Proc. of the Int. Symposium on Microarchitecture, 2003.

Examiner

Date Considered

*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office	Attorney Docket No.: 1201.68199	Serial No.: 10/659,066
	Applicant: Calder et al.	
	Filing Date: September 9, 2003	Group: 2191

INFORMATION DISCLOSURE CITATION
(Use several sheets if necessary)

U.S. PATENT DOCUMENTS

Examiner Initial*	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS

	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Dhodapkar, A.S., Smith, J.E., "Managing Multi-Configuration Hardware via Dynamic Working Set Analysis," 29 th International Symposium on Computer Architecture (ISCA 2002), Alaska, May 2002.
	Dropsho, S., Buyuktosunoglu, A., Balasubramoniam, R., Albonesi, D.H., Dwarkadas, S., Semerar, G., Magklis, G., Scott, M.L., Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power," International Conference on Parallel Architectures and Compilation Techniques, September 2002.
	http://charlotte.ucsd.edu/~calder/simpoint/ , retrieved from the Internet June 3, 2005, pp. 1-2.
	Huang, M., Renau, J., Torrelas, J., "Positional Adaptation of Processors: Application to Energy Reduction," In 30 th Annual International Symposium on Computer Architecture, June 2003.
	Lafage, T., Sez nec, A., "Choosing Representative Slices of Program Execution for Microarchitecture Simulations: A Preliminary Application to the Data Stream," In Workload Characterization of Emerging Applications, Kluwer Academic Publishers, September 2000, pp 149-163.

Examiner

Date Considered

*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)	Attorney Docket No.: 1201.68199	Serial No.: 10/659,066
	Applicant: Calder et al.	
	Filing Date: September 9, 2003	Group: 2191

U.S. PATENT DOCUMENTS

Examiner Initial*	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS

	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Merten, M.C., Trick, A.R., George, C.N., Gyllenhaal, J.C., Hwu, W.W., "A Hardware-Driven Profiling Scheme for Identifying Hot Spots to Support Runtime Optimization," 26 th International Symposium on Computer Architecture, pp. 136-147, May 1999.
	Sherwood, T., Calder, T., "Time Varying Behavior of Programs," UCSD Technical Report, CS99-630, August 1999, pp. 1-16. http://www-cse.ucsd.edu/~calder/papers/UCSD-CS99-630.pdf
	Sherwood, T., Perelman, E., Calder, B., "Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications," Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT 2001), Sept. 2001, Barcelona, Spain. http://www-cse.ucsd.edu/calder/papers/PACT-01-BBDA.pdf
	Sherwood, T., Perelman, E., Hamerly, G., Calder, B., "Automatically Characterizing Large Scale Program Behavior," Proceedings of the 10 th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2002), October 2002, San Jose, California. http://www-cse.ucsd.edu/calder/papers/ASPLOS-02-SimPoint.pdf
	Wunderlich, R., Wenisch, T., Falsafi, B., Hoe, J., "Smarts: Accelerating Microarchitecture Simulation Via Rigorous Statistical Sampling," In 30 th Annual International Symposium on Computer Architecture, June 2003.

Examiner

Date Considered

*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

